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All-Digital High Resolution D/A Conversion
by Dyadic Digital Pulse Modulation
Paolo S. Crovetti, Member, IEEE
Abstract— In this paper, the limitations of digital-to-analog
(D/A) conversion by Digital Pulse Width Modulation (DPWM)
are addressed and the novel Dyadic Digital Pulse Modulation
(DDPM) technique for all-digital, low cost, high resolution,
Nyquist-rate D/A conversion is proposed. Thanks to the spectral
characteristics of the new modulation, in particular, the require-
ments of the filter needed to extract the baseband component
of DPWM signals can be significantly released so that to be
suitable to inexpensive integration on silicon in analog interfaces
for nanoscale integrated systems. After the new DDPM technique
and its properties are introduced on a theoretical basis, the
implementation of a D/A converter (DAC) based on the proposed
modulation is addressed and its performance in terms of noise
and linearity is discussed. A 16-bit DDPM-DAC prototype is
finally synthesized on a field-programmable gate array (FPGA)
and experimentally characterized.
Index Terms— Dyadic Digital Pulse Modulation (DDPM), Dig-
ital Pulse-Width Modulation (DPWM), Digital-to-Analog (D/A)
Converter (DAC), On-Chip DAC, Mostly Digital Analog Inter-
face, Digital Assisted Analog Interface.
I. INTRODUCTION
THE limitations of present-day nano-scale MOS transistorsas analog devices [1] have brought an increasing interest
towards mostly-digital (MD) [2-8] and digitally-assisted (DA)
[9-12] analog interfaces (AIs) for present day and future
integrated systems. Both MD AIs, where analog signal pro-
cessing is (almost) completely moved to the digital domain
and implemented by synthesizable logic (Fig.1a), and DA
AIs, where critical calibration, conditioning, configuration and
biasing are managed by a digital unit (Fig.1b), very often
rely on accurate monitoring and generation of continuous-in-
amplitude voltages and currents which require on-chip analog-
to-digital (A/D) and digital-to-analog (D/A) conversion.
Analog-to-Digital Converters (ADCs) and Digital-to-Analog
Converters (DACs) for MD/DA AIs [13] should be mostly-
digital circuits themselves, with a very good static accuracy,
intrinsically robust to process variations and mismatch and
suitable to be implemented in nanoscale technologies with a
minimum overhead in terms of silicon area and power con-
sumption. By contrast, bandwidth and dynamic performance
are often not critical [7].
Focusing on DACs, state-of-the-art topologies based on
weighted resistances, capacitances or transistor aspect ratios
are not attractive, since they strongly rely on device matching
and therefore require a large silicon area to achieve a high
resolution [14-15]. On the other hand, sigma-delta (Σ∆) DACs
[16-19] do not provide an output at a fixed rate, often involve
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Fig. 1. Target applications of the proposed DAC in a) Mostly Digital [2-8]
(MD) and b) Digital-Assisted (DA) [9-12] IC analog interfaces.
rather complex, area and power intensive, digital hardware
and require design efforts to avoid in-band spurious and
stability issues related to the closed-loop nonlinear dynamics.
Moreover, multi-bit Σ∆ DACs [20] are not fully digital since
they require low-resolution (2-5 bit) accurate DACs based on
other techniques.
In this scenario, digital pulse width modulation (DPWM)
could be an interesting option for D/A conversion [21], since
it is intrinsically digital, process insensitive and inexpensive.
Unfortunately, however, the requirements of the output filter
needed to extract the baseband component of a DPWM stream,
even for a constant digital input, i.e. in (quasi) static condi-
tions, are very stringent and not compatible with integration.
In this paper, the limitations of DPWM-based D/A con-
version are addressed and the new Dyadic Digital Pulse
Modulation (DDPM) technique for all-digital, low-cost D/A
conversion in MD/DA AIs is proposed. The effectiveness of
the novel technique is verified on the basis of theory and
experiments performed on a field-programmable gate array
(FPGA)-based 16-bit DDPM DAC prototype.
The paper has the following structure: in Section II, the strict
trade-off between resolution and output filter requirements,
which limits the application of DPWM for high resolution
D/A conversion, is revised. The possibility to overcome such
limitation is then addressed in Section III, where the novel
DDPM technique is proposed and the spectral characteristics
of DDPM-modulated signals are analyzed. In Section IV,
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Fig. 2. Digital Pulse Width Modulation (DPWM) for D/A Conversion: a)
4-bit DPWM Waveform, b) Hardware Implementation of a 4-bit DPWM DAC.
the hardware implementation of a DDPM DAC is discussed
and its synthesizable VHDL description is provided while,
in Section V, the static linearity and noise performance of
a DDPM DAC is investigated together with the possibility to
compensate systematic errors by digital calibration. In Section
VI, an FPGA prototype of a DAC based on the novel technique
is then considered and its measured performance is reported.
Finally, in Section VII, some concluding remarks are drawn.
II. D/A CONVERSION BY DIGITAL PULSE WIDTH
MODULATION (DPWM) AND ITS LIMITATIONS
The conventional DPWM technique and its limitations as
a method for on-chip D/A conversion under (quasi) static
conditions, which can be significantly released by the novel
DDPM technique proposed in this paper, are shortly revised
in this Section.
A. D/A Conversion by Digital Pulse Width Modulation
In a synchronous digital system operated at a clock fre-
quency fclk = 1/Tclk, where high (“1”) and low (“0”) logic
levels are associated to the constant supply voltage VDD and to
the reference voltage (0V), respectively, a voltage proportional
to an N -bit binary code n to be converted into analog can
be obtained by digital pulse width modulation1 (DPWM), i.e.
taking the DC component of the voltage vDPWM,n(t) of a
digital line, periodically driven with a sequence of 2N bits
consisting of n ones followed by 2N − n zeros, as shown in
Fig.2a. Such a sequence can be easily generated by a digital
comparator whose inputs are fed by a register storing the
input code n and by an N -bit free-running binary counter,
as depicted in Fig.2b.
1Uniform sampled trailing edge DPWM is considered unless otherwise
specified. The considerations on the magnitude spectra under static conditions,
however, apply to all DPWM modulations (trailing-edge, leading-edge and
double-edge DPWM), which differ from each other only for a time shift
under static conditions.
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Fig. 3. Digital Pulse Width Modulation (DPWM), N = 16 bit resolution:
top) envelope of the spectra of the 216 DPWM waveforms for different
digital inputs, bottom) amplitude of the spectral component at the fundamental
frequency f0 = fclk/2N versus normalized digital input n/2N .
The resulting voltage waveform vDPWM,n(t), in fact, is a
square wave with a frequency f0 = 1/(2NTclk) = fclk/2N
and a duty cycle D = n/2N , can be expressed for n 6= 0 as2
vDPWM,n(t) = VDD
+∞∑
k=−∞
Π
(
t
nTclk
− 1
2
− 2
N
n
k
)
, (1)
where
Π(x) =


1 |x| < 1
2
1
2
|x| = 1
2
0 |x| > 1
2
,
and its spectrum
Vdpwm,n(f) = VDD
+∞∑
k=−∞
ck,nδ (f − kf0) , (2)
where δ(·) is the Dirac distribution and
ck,n = D sinc(kD)e
πkD =
n
2N
sinc
(
kn
2N
)
e−
πkn
2N , (3)
in which sinc(x) = sin(πx)/πx, shows a DC component
n/2N VDD proportional to the input code n. This component
can be extracted by a low pass filter (LPF), as shown in Fig.2b,
and taken as the output of a very low cost, fully digital DAC,
whose static accuracy and linearity can be excellent being only
limited by fluctuations in the clock and in the supply voltage.
Unfortunately, however, the effectiveness of DPWM as
a D/A conversion technique is completely impaired by the
requirements of the LPF needed to extract the DC component
of a DPWM signal, as discussed in what follows.
2The same expression can be extended by continuity to the case n = 0
(identically null signal). This extension is implicitly assumed in what follows.
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B. DPWM DAC Filter Requirements and Trade-offs
To discuss the requirements of the output filter of a DPWM
DAC under (quasi) static conditions, from the envelope of
the magnitude spectra of the 2N N -bit DPWM waveforms,
defined as
max
0≤n<2N
VDD|ck,n| = max
0≤n<2N
n
2N
VDD sinc
(
kn
2N
)
,
and reported in Fig.3 for N=16 bits, it can be observed that
the largest AC component to be rejected over all DPWM
waveforms is at the fundamental frequency f0 (i.e. for k = 1)
and it is only a factor α0 = 1/π, i.e. about 10dB, below the
full swing VDD.
To keep the spectral component at the fundamental f0 below
the upper bound of quantization error ε = VDD/2N+1 in the
worst case, a LPF with an attenuation3 αF at f0
αF <
ε
VDDα0
=
π
2N+1
(4)
is therefore needed. Since higher harmonics of DPWM signals
monotonically decrease with frequency, a LPF providing at
least the same attenuation αF at frequencies f > f0 is
sufficient to have all the harmonics below the quantization
error so that condition (4) can be taken as the specification
for the output filter of a DPWM DAC.
Nevertheless, meeting (4) is a real challenge for an IC
implementation. For a P -th order LPF with an out-of-band
asymptotic attenuation α(f) = (fc/f)P increasing with
frequency with a slope of 20 · P dB/dec above the corner
frequency fc (e.g. a Butterworth filter), to meet condition (4),
it should be
fc < P
√
αFf0 =
P
√
π 2−
N+1
P f0 =
P
√
π 2−
N(P+1)+1
P fclk. (5)
From (5), for a given clock frequency fclk, the resolution N
of a DPWM-based DAC is traded off with the corner frequency
fc, which is also an upper bound of the DAC bandwidth. Given
a 100MHz clock, for instance, a first-order (P = 1) LPF
3The attenuation is here considered as a scaling factor α ∈ (0, 1) and not
as its reciprocal. At the same time, in discussions, a value of α close to zero
will be considered as a large attenuation and a value of α close to one as a
small attenuation.
with a corner frequency of less than 2.4kHz is required to
meet condition (5) in an 8-bit DPWM DAC, while a first-
order (P = 1) LPF with a corner frequency of less than 10Hz
or a second-order (P = 2) filter with a corner frequency below
400Hz would be needed for a 12-bit resolution.
If the clock frequency is lower and/or a higher resolution
is targeted, the situation is worse and cannot be substantially
improved increasing the order of the LPF above P = 2, as
highlighted in Fig.4, where a full picture of the trade-off is
given. In practice, for a clock frequency lower than 1GHz,
a fully integrated DPWM DAC with more than a 7-8 bit
resolution would require active or passive integrated filters,
which are complex and/or analog-intensive and/or requiring
large passives, close to or beyond the limits of feasibility.
The tradeoff between clock, LPF requirements and res-
olution highlighted above completely impairs the potential
advantages of DPWM as a technique for on-chip, high-
resolution D/A conversion and makes it not competitive with
other methods. To address this substantial limitation, which is
also felt in the fields of digital audio, power electronics and
control, improved DWPM techniques [21-30], e.g. involving
modulated DPWM signals [22], taking advantage of pulses
with a sub-clock time resolution [23], or based on oversam-
pling and multibit noise shaping [29], have been proposed
and also implemented in commercial devices. Nonetheless,
such techniques require more complex, expensive and analog-
intensive hardware than standard DPWM and are therefore
not well suited to MD/DA AIs. An alternative approach is
proposed in what follows.
III. THE DYADIC DIGITAL PULSE MODULATION (DDPM)
In this section, considering that the DPWM sequence in
Fig.2a is just one of the ( n
2N
)
binary sequences of 2N bits with
n ones and 2N−n zeros corresponding to a digital stream with
a mean value n/2N VDD proportional to an integer code n,
the possibility to exploit other, non-DPWM sequences, better
suited to on-chip D/A conversion is explored to overcome the
stringent limitations of DPWM discussed so far.
A. Dyadic Sequences
The strict requirements for the output filter of a DPWM
DAC are due to the fact that most of the harmonic content of
a DPWM signal is concentrated at the fundamental frequency
f0 = fclk/2
N
, as shown in Fig.3a, which is inversely pro-
portional to the number of quantization intervals 2N and is
therefore very low, close to the baseband and difficult to be
rejected. In Fig.3b, it can be observed that the amplitude at
the fundamental frequency is maximum for n = 2N−1 (i.e. the
value associated to the MSB in an N bit binary representation),
which is therefore the worst-case input code that dictates the
DPWM DAC output filter specification (5).
To release such a stringent requirement, it can be observed
that the same input code n = 2N−1, which corresponds to a
DPWM sequence with an equal number of ones, all clustered
in the first part of the DPWM period, and zeros, all in the
second part of the period, can be more conveniently associated
to the sequence SN−1 = . . . 10101010 . . . including ones
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interleaved with zeros, as depicted in Fig.5. The resulting
waveform, in fact, has the same DC component of the MSB
DPWM waveform but, being periodic with period 2Tclk, it
does not include any spectral content at f0 and its AC power
is all above 2N−1f0 = fclk/2, which is much higher than f0
in a high-resolution DAC, and is therefore much easier to be
suppressed by a low-pass filter.
Similarly, the n = 2N−2 input code, which corresponds
to the second MSB and requires 1/4 of ones and 3/4
of zeros in a period, can be associated to a sequence
SN−2 = . . . 10001000 . . . obtained repeating a pattern of
a one followed by three zeros, as depicted in Fig.5. The
corresponding waveform, which is actually periodic with a
period 4Tclk, again does not show any spectral component at
f0 and its AC power is all above 2N−2f0 = fclk/4. It is
worth noting that, even though 2N−2f0 is lower (one half)
than 2N−1f0, the second MSB waveform is not more difficult
to be filtered than the MSB waveform, since the amplitude of
its spectral lines is reduced as well by a factor two.
The same reasoning can be applied recursively down
to the LSB, which can be associated to a sequence
S0 = . . . 00001000 . . . with a single one over 2N slots, i.e.
to a waveform that is periodic with a period 2NTclk: this
waveform has a spectral component at f0, indeed, nonetheless
it is extremely weak and requires just an attenuation of 1/2
(i.e. 6 dB) to be rejected below the quantization error level.
The sequences Si introduced above, which include 2i ones
spaced of 2N−i positions, will be indicated as i-th order dyadic
sequences hereafter.
B. Dyadic Digital Pulse Modulation
It is interesting to observe that dyadic sequences Sn up
to the (N − 1)-th order introduced thus far, which are much
easier to be filtered than the DPWM streams with the same
mean value, can be arranged in a 2N -bit frame so that the
positions of the “one” pulses belonging to different sequences
are non-overlapping, as in Fig.5. Starting from the beginning
of the 2N -bit frame, in fact, every other of the 2N slots, i.e.
2N−1 slots, can be assigned to the (ones of the) MSB sequence
SN−1, every other of the 2N−1 remaining slots, i.e. 2N−2 slots
spaced by three slots, can be assigned to the (ones of the)
second MSB sequence SN−2 and so on, till the LSB, which
takes one of the two last available slots.
Following this approach, a set of N 2N -bit orthogonal
dyadic sequences Si with i = 0 . . .N − 1, including 2i ones,
is thus defined and any integer n ∈ [0, 2N), which can be
written in terms of its binary representation as
n =
N−1∑
i=0
bi,n2
i
where bi,n is the i-th binary digit of n, can be uniquely
expressed by superposition of orthogonal dyadic sequences as
Σn =
N−1∑
i=0
bi,nSi. (6)
The sequence Σn defined in (6) includes by construction
exactly n ones and 2N − n zeros and therefore corresponds
to a digital stream with a mean value proportional to n and
suitable to be extracted for D/A conversion.
Considering the more favorable spectral properties of dyadic
sequences, the association of an integer n to the binary se-
quence Σn defined as in (6), which will be indicated hereafter
as dyadic digital pulse modulation (DDPM), is proposed in
this paper as an alternative to DPWM for high-resolution on-
chip D/A conversion. The properties of DDPM signals, both
in (quasi) static conditions and for time-varying input codes,
are discussed in what follows.
C. DDPM D/A Conversion under Quasi-Static Conditions
The DDPM sequence associated to a constant input code n
by (6) corresponds to a digital waveform
vDDPM,n(t) = VDD
+∞∑
k=−∞
xn(t− 2NkTclk) (7)
where
xn(t) =
N−1∑
i=0
2i−1∑
h=0
bi,nΠ
(
t
Tclk
− 2N−ih− 2N−i−1 − 1
2
)
(8)
with a spectrum
Vddpm,n(f) = VDD
+∞∑
k=−∞
ck,n sinc
(
k
2N
)
δ (f − kf0) (9)
where f0 = 1/T0 = fclk/2N and
ck,n =
N−1∑
i=0
bi,n2
i−N
2N−i−1∑
m=0
δ
[
k − 2im] e−πm(1+2i−N)
(10)
where δ [·] is the Kroenecker function defined as
δ[n] =
{
1 n = 0
0 n 6= 0. (11)
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On the basis of (9), the DC component (k = 0) of a DDPM
waveform is n/2N VDD as expected and it is therefore
suitable to be filtered to perform D/A conversion. Moreover,
the contributions to the spectrum of the terms associated to
the binary digits bi, which are spaced by 2if0 and whose
amplitude is scaled by 2i, can be also noticed.
To discuss the requirements of the LPF needed to extract the
DC component of a DDPM waveform for D/A conversion in
quasi-static conditions, the envelope of the DDPM magnitude
spectra for 0 ≤ n < 2N is now considered in analogy with
what presented in Section II for DPWM waveforms, and is
plotted in Fig.6a for N = 16. Here, the 2i-th harmonic
components, corresponding to the powers of two n = 2i,
whose amplitude is increasing with frequency by 20dB/decade,
are clearly visible. Such increasing behavior is opposite to that
observed in Fig.3 for DPWM spectra, and can be found in the
envelope of the spectra of first-order, single-bit, digital Σ∆
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streams4 [30] for constant inputs ranging from 0 to 2N − 1,
which is plotted in Fig.6a for comparison. Unlike in Σ∆
streams, however, the spectral content of DDPM waveforms
is concentrated for all codes at dominant dyadic harmonics
k = m ·2N−h, with m,h ∈ N for small values of h > 0. This
can be also noticed in Fig.7, where the dominant harmonic
coefficients ck,n for k = 2p with p ∈ [8, 15], are plotted versus
the input code n.
Looking at Fig.6a, a LPF which attenuates the fundamental
at f0 of only 6dB and with an attenuation increasing with
frequency by at least 20dB/dec is sufficient in a DDPM DAC
to reject the harmonic content of DDPM signals below the
quantization error threshold ε = VDD/2N+1 for any input
code n. These requirements are easily met by a first-order
4For a fair comparison with DDPM, the spectra of the first-order Σ∆
streams have been evaluated taking the first 2N clock cycles.
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LPF with a voltage transfer function
H(f) =
1
1 +  f
fc
where fc =
f0√
3
(12)
as shown in Fig.6b, where the envelope of the DDPM spectra
considered in Fig.6a and filtered by such a LPF is reported.
Comparing (12) and (5), which summarizes the require-
ments of a filter for a DPWM DAC, a first-order (P = 1) filter,
with a corner frequency 2N+1/(π
√
3) times higher than that
needed for a DPWM DAC, is suitable to a DDPM DAC with
the same resolution and operated at the same clock frequency:
it means that a 16-bit DDPM DAC operated at fclk = 1GHz,
requires just a simple RC output LPF with a corner frequency
of about 10 kHz, which can be implemented by a capacitor of
20 pF and a resistor of about 1MΩ and can be conveniently
integrated on silicon requiring an area of less than 2, 000µm2
in a 40nm CMOS technology.
The same LPF would be completely not effective to reject
the AC component of a DPWM signal, as shown in Fig.8a-
b, where the time-domain DDPM and DPWM waveforms
corresponding to the same input code n = 29398 after filtering
are shown. A LPF with a corner frequency of 0.4Hz, i.e. more
than 20,000 times lower, not suitable to integration, would be
required for a 16-bit DPWM DAC operated at the same clock
frequency. Moreover, from Fig.8c, it can be observed that for
almost all input codes n, the error in the filtered output of a
DDPM DAC, sampled at time t = 2NTclk from the beginning
of the conversion, is significantly less than in a first-order,
single-bit Σ∆ DAC with the same LPF designed as in (12).
D. Time Varying DDPM-Modulated Signals
While DDPM-based D/A conversion in quasi-static condi-
tions has been considered thus far, the spectral characteristics
of a DDPM modulated signal corresponding to a generic input
sequence sp of positive integers represented on N bits is
now considered. With the notations introduced above, such
a sequence can be associated to a DDPM waveform
vs(t) =
VDD
2N
+∞∑
m=−∞
xsm(t)Π
(
t
T0
− 1
2
−m
)
(13)
where xsm = xn|n=sm and xn is defined in (8), with a
spectrum
Vs(f) =
+∞∑
k=−∞
Ck (fT0)VZOH (fT0 − k) sinc
(
k
2N
)
(14)
where
VZOH(ξ) = VDD sinc (ξ) e
−πξ, (15)
Ck (ξ) =
+∞∑
m=−∞
ck,sme
−2πξm = DTFTm {ck,sm} (ξ) (16)
and ck,sm = ck,n|n=sm where ck,n are defined in (10).
It can be observed that the term of the sum in (14) for
k = 0 is the spectrum of the ideal zero-order hold (ZOH)
signal resulting from the conversion of the sequence sp by
an N -bit multilevel DAC [31]. Moreover, the spectral contri-
butions due to the terms of the sum for k 6= 0 are centered
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Fig. 9. Comparison of the spectra of N = 16 bit DDPM, trailing-
edge DPMW, double-edge DPMW, and by zero-order hold (ZOH) modulated
sequences corresponding to a full swing sine-wave sequence sampled with 64
(top) and 16 (bottom) samples per period.
around frequencies kf0 and their amplitude is related to the
coefficients ck,n defined in (10). Since such coefficients are
relevant only for k ≫ 1, as shown in Fig.7, the spectrum of a
DDPM signal is similar to the spectrum of a ZOH signal up
to the first multiples of the sampling frequency.
To illustrate the spectral properties of a DDPM modulated
signal in a special case, a full-swing, uniformly sampled
sine wave input sequence quantized over N = 16 bits, is
now considered. The spectra of the corresponding DDPM-
modulated signals sampled at 64 and 16 samples per period
are compared in Fig.9 with the spectra of the ZOH, of the
trailing-edge DPWM and of the double-edge DPWM signals
associated to the same sequence.
It can be appreciated that, unlike DPWM modulations,
whose spectral characteristics are analyzed in [28], DDMP
does not give rise to baseband signal harmonic distortion and
to sideband spectral components and all spurious under the
Nyquist frequency are more than 100dB below the fundamen-
tal. Moreover, the spectrum of the DDPM signal is similar
to that of the ideal ZOH signal up to the first multiples of
the sampling frequency f0, as expected from (14), while its
harmonic content increases with frequency as in Fig.6a.
The requirements of the reconstruction filter for a DDPM
DAC with time-varying inputs are therefore the same discussed
in the literature for an ideal ZOH signal [31] and are less
stringent compared with DPWM. In particular, for an N -bit
DAC, a P -th order LPF with a corner frequency fc so that∣∣∣∣∣sinc
(
f0 − 2fc
f0
)(
fc
f0 − 2fc
)P ∣∣∣∣∣ ≃
2
π
(
fc
f0
)P+1
<
1
2N+1
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Fig. 10. Implementation of a 4-bit DDPM modulator using a PISO register.
is required. In particular given the order P of the filter, its
corner frequency should be
fc <
P+1
√
π 2−
N+2
P+1 f0. (17)
The requirement (17) for P = 1 is more stringent than (12)
derived under quasi-static conditions since an increased atten-
uation is needed to reject the ZOH-like spectral components
of a DDPM signal at the first alias frequency. Nonetheless,
to get accurate 2N -level-quantized voltages proportional to a
sequence of input codes (i.e. to retrieve the ZOH signal in
itself, rather than its baseband component), as often needed in
MD/DA AIs [7], the output filter of a DDPM DAC can be de-
signed considering the less stringent quasi-static requirement
(12) rather than (17).
The reconstruction filter requirements (17) can be further
released by oversampling, interpolation, and noise-shaping
techniques proposed for DPWM DACs [29]. While these
aspects will be addressed in future work, the hardware im-
plementation of a DDPM-based DAC is discussed in the
following.
IV. DDPM MODULATOR HARDWARE ARCHITECTURE
The feasibility and the practical value of a DDPM-based
integrated DAC is strongly related to the possibility to generate
DDPM sequences Σn using a simple digital architecture
like the DPWM modulator in Fig.2b. To this purpose, the
hardware (HW) implementation of a DDPM modulator is now
addressed.
Considering how orthogonal dyadic sequences are arranged
in a DDPM pattern, a simple DDPM modulator can be
implemented by a parallel-input-serial-output (PISO) 2N bit
shift register as shown in Fig.10. The content of the register
is loaded from the parallel inputs, which are hardwired to the
outputs of the data register according with the DDPM pattern
in Fig.5, at the data rate f0 = fclk/2N and it is shifted to the
serial output at the clock frequency fclk. This architecture does
not require any combinational logic and is therefore suitable
to operate at a very high clock rate. Nonetheless, since a 2N -
bit PISO register is needed, its implementation is impractical
and area-consuming for a resolution higher than 5-6 bits.
To address the limitations of the DDPM modulator in
Fig.10, a different implementation is proposed in Fig.11. Such
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Fig. 11. Implementation of an N = 4 bit DDPM modulator based on a
priority multiplexer (variables appearing in the VHDL code of Fig.12 are
reported in frames.)
process (clk)
variable INDEX : integer := N;
variable DATA : std_logic_vector(N downto 0);
begin
if (clk’event AND clk=’1’) then
DATA := DAC_IN(N-1 downto 0) & ’0’;
for i in N-1 downto 0 loop
if CNT(i) = ’1’ then
INDEX := i;
end if;
end loop;
DDMP_OUT <= DATA(N-INDEX);
CNT <= CNT + ’1’;
end if
end process
Fig. 12. Simplified VHDL Description of the DDPM Modulator in Fig.11.
an architecture, whose behavior is described in synthesizable
behavioral VHDL in Fig.12, is based on a priority multiplexer
(PMUX), i.e. a combinational network with 2·N inputs, among
which N data inputs DN−1 · · ·D0 and N selection inputs
SN−1 · · ·S0, and one output X , described by the Boolean
function
X =
N−1∑
i=0
DN−i−1 · Si ·
i−1∏
k=0
Sk, (18)
where sums and products are intended as Boolean OR and
AND operators, respectively. In such a network, the digital
output X takes the value of the bit DN−k of the data input,
being k the index of the first “one” in the selection inputs
starting from the LSB, i.e. the index for which Sk = 1 and
Si = 0 for i < k, and it is assumed that k = 0 if all selection
inputs are at zero.
The data inputs of the PMUX are fed by the DAC input
data register, which samples the DAC input codes n at a
rate fclk/2N , while the selection inputs are connected to
a free-running 2N -bit binary counter operated at the clock
frequency fclk. Considering such an architecture, every other
clock period (i.e. 2N−1 times in a full count), S0 = 1 and
the output X takes the value DN−1 of the MSB of the input
data. In the remaining counting periods S0 = 0 and in one
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half of the cases (i.e. 2N−2 times in a full count), S1 = 1
and the output X takes the value of the second MSB DN−2
of the input. Applying the same approach recursively down
to the LSB, the output X , which corresponds to the DDPM
modulator output, is driven in a full counting period to the
logical value of the bit Di of the input exactly 2i times,
arranged according with the DDPM pattern in Fig.5.
Since, based on (18), a PMUX can be implemented by
two-level logic with just N + 1 gates with an average fan-
in of (N + 1)/2, the DDPM modulator in Fig.11 is well
suited to be operated at a high frequency compared with
Σ∆ DACs [30], which require power and area-consuming N -
bit pipeline adders [32] for a high throughput. The DDPM
modulator architecture in Fig.11 will be considered hereafter
for performance assessment and experimental validation.
V. DDPM DAC LINEARITY AND NOISE
While the DDPM technique has been introduced thus far
with reference to idealized digital waveforms, the main factors
which may limit the static accuracy of an on-chip DDPM
DAC - including non-instantaneous high-to-low and low-to-
high transitions, power supply fluctuations and nonzero power
supply impedance - are discussed in this Section.
A. Finite Switching Time and Double Slope Error
During transitions, the vDDPM voltage waveform is mainly
related to parasitics, in particular to the digital line capacitance,
to the non-zero output resistance of the driver and to the input
slope of the signal that triggers the transition. Depending on
such factors, which affect rising and falling edges in a different
way, the area of a digital pulse lasting k clock periods (dashed
area in Fig.13a), can be expressed as
AP,k =
∫ kTclk+tfall
0
vDDPMdt = kTclkVDD+A
+−A− (19)
and is in general different than the area kTclkVDD of a
rectangular pulse lasting k clock periods, by the area error
∆A = A+−A−. Such an error affects the mean value of real
digital waveforms of a quantity h∆A/T , being h the number
of rising/falling edge pairs (i.e. the number of standalone
pulses) in a period T0, possibly affecting the linearity of D/A
conversion. In DPWM DACs, however, the impact of the
pulse area error on linearity is small since DPWM waveforms
include just one pulse per conversion period (h = 1). By
contrast, this could be a concern in non-return-to-zero (NRZ)
single-bit Σ∆ DACs [19-20] and also in DDPM DACs, where
the number h of standalone pulses in a period depends on the
input code and can be quite large.
Nonetheless, looking at the DDPM pattern in Fig.5, it can
be observed that every other time slot in a period is assigned
to the MSB, so that all digital inputs n ∈ [0, 2N−1) are
associated to DDPM waveforms including n standalone “one”
pulses, which are separated from each other by (at least)
one MSB slot at zero, like in return-to-zero (RZ) DACs, as
shown in Fig.13b. Hence, for any n ∈ [0, 2N−1) in a DDPM
waveform, being h = n, the DDPM DAC static characteristic
can be expressed as
t
n>2
N-1
MSB “0”
T V + Aclk DDD
t
T V - Aclk DDD
n<2
N-1
n2
N-1
2
NLSB= V /DD 2 (1+ )
N
a LSB = V /DD 2 (1- )
N
a
A A
DA = A - A
t
vDDPM
VDD
3T V + Aclk DDD
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Fig. 13. Double slope error: a) Real vs. Ideal digital pulses: Area Error ∆A
definition, b) incremental DDPM pulse (dashed) for n ∈ [0, 2N−1) increasing
of one unity, c) incremental DDPM pulse (dashed) for n ∈ [2N−1, 2N )
increasing of one unity, d) DDPM DAC static characteristic VDDPM(n)
showing double slope error (intentionally emphasized for illustration).
VDDPM =
nVDDTclk + n∆A
2NTclk
=
n
2N
VDD (1 + α) (20)
and the pulse area error ∆A gives rise to a gain error
α = ∆A/(VDDTclk) which does not impair the linearity of
a DDPM DAC. Moreover, from Fig.13c, it can be observed
that for n ∈ [2N−1, 2N), MSB slots are at “one” and any
increase by one unit in n corresponds to an additional pulse in
the DDPM sequence which fills a gap between two next MSB
slots5, thus canceling a rising/falling edge pair and reducing
the actual number of separate pulses by one unit. Considering
that h = 2N−1 for n = 2N−1, for n ∈ [2N−1, 2N) the number
of separate pulses is given by h = 2N − n and
VDDPM =
n
2N
VDD (1− α) + αVDD. (21)
As a consequence, also for input codes n ∈ [2N−1, 2N), the
pulse area error ∆A considered so far gives rise to a gain
and offset error but does not impair the linearity of the DAC.
Considering both (20) and (21), however, for ∆A 6= 0 the
characteristic of the DAC is piecewise linear, changing its
slope in correspondence of n = 2N−1. The double slope error
highlighted so far can be fully compensated by pre-processing
the input data. To this purpose, being n the actual value to be
converted, the input code n′
n′ =


⌈
n
1+α
⌋
for 0 ≤ n < 2N−1 (1 + α)⌈
n−2N−1α
1−α
⌋
for 2N−1 (1 + α) ≤ n < 2N
(22)
where ⌈·⌋ is the rounding operator to the closest integer, should
be applied as an input code of the DAC.
5In this range, the DDPM DAC can be regarded as a return-to-one DAC.
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B. Power Supply Fluctuations
While a constant power supply voltage VDD has been
assumed so far, the power supply of digital circuits can be
affected by fluctuations due to noise, interference and also to
the current absorbed by the same DAC, that is translated into
a power supply voltage drop by the nonzero impedance of
the PCB and on-chip power network. In order to analyze the
effects of power supply variations, it is now assumed that the
supply voltage can be expressed as:
vDD(t) = VDD + vdd(t) (23)
being VDD the nominal DC value of the supply voltage
and vdd(t) a time-varying fluctuation related to noise and
other unwanted effects. Limiting the analysis, for the sake of
simplicity, to a constant input code n (i.e. a periodic DDPM),
based on (7) and (9), the error on a DDPM waveform due to
power supply fluctuations vdd(t) can be expressed as
vddpm(t) = vdd(t)
+∞∑
k=−∞
xn(t− 2NkTclk) (24)
and its spectrum
Vddpm,n(f) =
+∞∑
k=−∞
ck,nVdd (f − kf0) , (25)
where Vdd(f) is the Fourier Transform of vdd(t), includes a
DC component
δVDDPM,n = Vddpm,n(0) =
+∞∑
k=−∞
ck,nVdd (kf0) (26)
which corrupts the mean value VDDPM,n associated to the
input code n, with an error related to the spectral components
of the fluctuations vdd(t) at the harmonics of f0. Such an
error, which can be deterministic or random depending on the
nature of vdd(t), will be analyzed in what follows.
C. Deterministic Supply Fluctuations - Multiple Slope Error
Considering power supply fluctuations which are deter-
ministic and periodic with the same period of the DDPM
signal, like those due to the voltage drop on the power supply
impedance induced by the current absorbed by the DDPM
DAC, (25) can be written as
δVDDPM,n = Vddpm,n(0) =
+∞∑
k=1
2ℜ{ck,nVdd (kf0)} (27)
being ℜ{·} the real part operator. Taking into account of the
dependance on k and n of the coefficients cn,k illustrated in
Fig.7, it can be observed that the more relevant contributions to
the sum in (27) are those related to dominant dyadic harmonics
k = m · 2N−h with m,h ∈ N and small values of h > 0
and the magnitude of such contributions is a piecewise linear
function of the input code n, showing 2h triangular oscillations
for 0 < n < 2N .
As a consequence, the systematic error highlighted in (27) is
globally a piecewise linear function of n, where the main slope
changes occur in correspondence of input codes n integer
multiples of 2N−h for a small h > 0 and corrupts the
ideal characteristics of a DDPM DAC with a gain error that
depends on the input code interval and can be therefore defined
as multiple slope error, in analogy with the double slope
error considered in Section IVa. Such an error can be fully
compensated by digital pre-processing, by the same approach
illustrated in (22), dividing the input range into m = 2p
sub-ranges, calculating different slope correction factors αi,
i ∈ [1,m] on the basis of best linear fit of the uncalibrated
DAC characteristics over each sub-range, and applying such
correction factors to the input code, i.e. applying an input
n′ =
⌈
n− (i− 1) 2N−pαi−1
1 + αi
⌋
for n ∈ [(i − 1) · 2N−p, i · 2N−p) , i ∈ [1,m] (28)
being n the actual value to be converted.
D. Random Noise
As far as random supply fluctuations are considered in (26),
the standard deviation of noise-induced errors in the output
voltage can be expressed as
σδVDDPM,n =
√√√√ n2
22N
SVdd(0) +
+∞∑
k=1
c2k,nSVdd (kf0) (29)
where SVdd (kf0) is the power spectral density (PSD) of
supply noise, assumed to be stationary.
In (29) two contributions can be highlighted: the first is
related to the low-frequency noise PSD, the second is related
to the noise PSD at higher DDPM harmonics. While the first
contribution increases with the input code n, the second term,
if a constant noise PSD (white noise) is assumed, is dominated
by the term including c2N−1,n, which increases for n < 2N−1
and decreases for higher codes, as depicted in Fig.7. As such,
according with (29), the overall noise standard deviation is
related to the input code and increases with n for n < 2N−1,
while it remains almost constant for n > 2N−1, where the
increasing contribution of the first term is balanced by the
decreasing contribution of the second.
VI. FPGA PROTOTYPE AND EXPERIMENTAL RESULTS
To validate the DDPM technique proposed in this paper, a
16-bit DDPM DAC prototype has been synthesized on FPGA
and its static performance has been measured. Experimental
results will be discussed in this section, after a short introduc-
tion on the prototype implementation and on the test setup.
A. FPGA-based DDPM DAC and Test Setup
A 16-bit DDPM modulator based on the architecture in
Fig.11 has been synthesised starting from its VHDL descrip-
tion on an Altera Cyclone IV FPGA mounted on the DE2-115
evaluation board, so that to drive a 1.8V digital output with a
DDPM signal. The synthesised DDPM DAC required only 53
FPGA logic elements (to be compared with 55 logic elements
needed for a 16-bit DPWM modulator based on the archi-
tecture in Fig.2b), operates at a clock frequency of 100MHz
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Fig. 14. Spectrum of an unfiltered 16-bit, 100MHz DDPM signal corre-
sponding to the input code n = 43690 (0xAAAA), calculated on the basis of
9 (a), and measured, taking the FFT of the output voltage of the FPGA-based
prototype acquired by a digital oscilloscope.
corresponding to a sample rate f0 = fclk/2N = 1.526 kHz and
includes an on-board output RC filter 6 with R = 180 kΩ and
C = 1nF, designed for a corner frequency of about 880Hz
in accordance with (12).
The unfiltered output voltage of the FPGA-based DDPM
modulator for the input code n = 43690 (0xAAAA) has been
acquired by a digital oscilloscope and its spectrum, evalu-
ated from the Fast Fourier Transform (FFT) of the acquired
waveform is compared in Fig.14 with the DDPM spectrum
calculated on the basis of (9).
Moreover, the DAC static characteristic VDDPM(n) has been
measured with the test setup in Fig.15. Here, the FPGA, on
which the DDPM DAC under test is synthesized, is configured
to periodically increment the DAC input code by one unit,
from 0x0000 up to 0xFFFF, and to generate a triggering pulse
signal every 2s. At each triggering pulse, four samples of the
filtered DDPM output of the DAC are measured by a 6.5-
digit digital multimeter Agilent 34401A and are forwarded
via a general purpose interface bus (GPIB) to a PC running
an acquisition procedure developed in the Matlab environment.
The measurement of the full DDPM DAC characteristic took
about 36 hours.
B. Experimental Results and Discussion
Based on the experimental DDPM DAC transfer character-
istics VDDPM(n), the integral nonlinearity error
INL(n) =
VDDPM(n)− β n− VOFF
LSB16
, (30)
where β (ideally VDD/2N ) and VOFF (ideally zero) are
the coefficients of the best linear fit of the measured data,
LSB16 = VDD/2
16 = 27µV is the least significant bit at 16-
bit resolution, and the differential nonlinearity error
DNL(n) = INL(n+ 1)− INL(n) (31)
6The clock frequency and of the values of the filter components for
the prototype have been chosen considering the PCB implementation (PCB
parasitics, external digital drivers, discrete components . . . ). Different choices
(e.g. higher clock frequency and lower filter capacitance and/or resistance)
would be surely more appropriate for an on-chip implementation and will be
considered in future work.
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Fig. 15. Experimental test setup used to measure the static conversion
characteristic of the DDPM DAC FPGA prototype.
have been evaluated and are reported in Fig.16 and Fig.17,
respectively.
In Fig.16, in particular, both the raw INL characteristic of
the converter and the characteristics obtained with the digital
compensation of the double-slope and of the multiple-slope
errors are shown.
It can be observed that the uncompensated INL shows a
triangular shape due to the double slope error, as described
in Section IV, and reaches a peak value of about 110 LSBs,
corresponding to a gain error α = 4.48 · 10−3 in (20)
and limiting the effective number of bits (ENOB) of the
converter over the whole range to about 8.5. After the digital
compensation of the double slope error, performed as in (22),
the peak INL is reduced to about 15 LSBs and the ENOB of
the converter raises to 12.1. The same INL can be obtained
without calibration, using only one half of the input range of
the DAC, leading, in this case, to an ENOB of 11.1.
It is interesting to observe that the INL characteristic after
the compensation of the double slope error still includes a
systematic piecewise linear component, denoting the effect
of the multiple slope error discussed in Section IVc. After
the compensation of the multiple slope error over m = 16
intervals by (28), the measured INL does not include sys-
tematic components any more, is less than 2 LSB for almost
all codes and an ENOB of 15.4 is obtained. It is worth
noting that the quite large uncompensated INL of the FPGA
prototype can be related to the fact that a standard digital
output, not optimized for symmetric edges, is employed and
its operation is affected by a significant capacitive load at
PCB level (ESD protections, pads, PCB traces,. . . ). A better
performance without compensation is expected in an on-chip
implementation.
In Fig.17, the measured DNL of the converter is reported
(blue dots) for each input code. It can be observed that almost
all measured values are in the ±1LSB range. Moreover, the
standard deviation σ of the four samples acquired in sequence
for the same input code has been considered to highlight
the impact of random noise in this measurement and the
±3σ bounds are reported in the same figure. Since almost
all DNL values lie between the ±3σ bounds, the results
of the measurement are dominated by random noise, being
the actual systematic differential nonlinearity of the converter
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Fig. 16. Integral Nonlinearity Error (INL) expressed in LSB16, for the
uncompensated DDPM DAC, with double slope error compensation and with
16-segment multiple slope error compensation. In the bottom figure a detail
of the top figure is reported.
significantly better.
It can be also observed that the measured standard deviation
increases with the input code up to n = 2N−1 and remains
substantially constant - and equal to about 0.3 LSBs - for
higher codes. This is in qualitative agreement with what it is
expected for a DDPM DAC in the presence of random noise on
its power supply voltage, considering (29) and the following
discussion in Section IVd.
C. Comparison with DPWM and state-of-the-art techniques
In order to highlight the effectiveness of the proposed
DDPM technique, a 16-bit DPWM modulator, based on the
architecture in Fig.2b has been synthesized on the same
FPGA and using the same output LPF of the DDPM DAC
prototype and its static characteristic VDPWM(n) has been
measured by the same test setup. In Fig.18 the result of the
DNL measurement, obtained as in (31), is reported. It can be
observed that the error, not properly due to nonlinearity but
rather to the large ripple of the DPWM output voltage, not
sufficiently filtered and randomly sampled by the multimeter,
can be as large as ±2000 LSBs for the worst-case input codes
close to 2N−1. Such a value limits the ENOB to about 4
bits and is in agreement with the discussion in Section II. To
obtain approximatively the same performance of the calibrated
DDPM DAC reported in Fig.17, an output filter with a corner
frequency of 0.04Hz (e.g. with R = 2.7MΩ and C = 1.8µF)
would be required. Using such a filter, however, the DAC
would settle to the target 16-bit accuracy in about 6 minutes
so that to be impractical not only for a fully integrated, but
also for a PCB implementation and its characterization.
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Fig. 17. Measured Differential Nonlinearity Error (DNL) expressed in
LSB16 of the DDPM DAC.
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Fig. 18. Measured Differential Nonlinearity (DNL) in LSB16, obtained as in
(31), from the measured static characteristic VDPWM(n) of a 16-bit DPWM
DAC with the same output filter of the proposed DDPM DAC.
The results of the measurements performed on the FPGA
prototype and reported so far are summarized in Tab.I and give
a clear picture of the advantages of DDPM over DPWM as a
high resolution D/A conversion technique suitable to address
the requirements of high-resolution, low cost D/A conversion
in MD/DA AIs.
VII. CONCLUSION
In this paper, the novel Dyadic Digital Pulse Modulation
(DDPM) technique has been proposed to overcome the lim-
itations - mainly related to the output filter requirements -
of digital pulse width modulation (DPWM) as a technique to
perform on-chip D/A conversion in present day mostly digital
and digital assisted analog interfaces. After the effectiveness of
the DDPM approach is analytically demonstrated considering
the spectral characteristics of DDPM modulated signals, the
implementation of a DDPM modulator has been addressed and
a compact DDPM modulator architecture has been proposed
and described in VHDL. Moreover, the limitations to the static
accuracy of a DDPM-based DAC due to the shape of real
digital voltage waveforms and to fluctuations in the power
supply voltage have been analyzed, showing how the DDPM
technique is particularly well suited to achieve a good linearity.
Finally, a prototype of a fully digital DDPM-based DAC has
been synthesized on an FPGA and its main static performance
have been measured and discussed.
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TABLE I
EXPERIMENTAL RESULTS FOR THE DDPM AND DPWM DAC.
Param. unit DDPM DPWM
calibration 1 2 16 N/A N/A
segments
ENOB bit 8.5 12.1 15.4 4 ≃ 16§(11.1†)
INL ±LSB 110 15 < 2 4 -
DNL ±LSB 1 1 1 2,000 -
Logic 53 55 55Elements
Sample S/s 1,525 1,525 1,525Rate
BW (3dB) Hz 880 880 0.036
Settl. time ms 7 9 11 3 360 · 103
R kΩ 180 180‡ 2,700
C nF 1 1‡ 1,800
† achieved using only one half of the input swing ‡ DPWM DAC
implemented using the same RC low pass filter used for the DDPM
DAC considered in the first two columns § DPWM DAC with an RC
filter designed according with (4) for a 16 bit resolution. Estimated data
are reported since the measurement would be impractical.
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